chief/rustyboy
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity

cargo fix

Browse Source
This commit is contained in:
Kevin Hamacher 2020-02-18 16:29:59 +01:00
parent aa329237ba
commit 60d098e83c
4 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
src/display.rs
View File

@ -92,7 +92,7 @@ impl BgMapAttributes {
} }
fn vram_bank_number(&self) -> usize { fn vram_bank_number(&self) -> usize {
(((self.0 >> 3) & 1) as usize) ((self.0 >> 3) & 1) as usize
} }
fn horizontal_flip(&self) -> bool { fn horizontal_flip(&self) -> bool {

2
src/interconnect.rs
View File

@ -404,7 +404,7 @@ impl Interconnect {
src, dst, val src, dst, val
); );
let len: u16 = ((val & 0x7F) + 1) as u16 * 0x10; let len: u16 = ((val & 0x7F) + 1) as u16 * 0x10;
let mode = val & 0x80 != 0; let _mode = val & 0x80 != 0;
for i in 0..len { for i in 0..len {
let v = self.read_byte(src.wrapping_add(i)); let v = self.read_byte(src.wrapping_add(i));
self.write_byte(dst.wrapping_add(i), v); self.write_byte(dst.wrapping_add(i), v);

2
src/mbc/mbc5.rs
View File

@ -67,7 +67,7 @@ impl MBC for MBC5 {
fn write_byte(&mut self, addr: u16, val: u8) { fn write_byte(&mut self, addr: u16, val: u8) {
match addr { match addr {
0x0000..=0x1FFF => match (val & 0x0F) { 0x0000..=0x1FFF => match val & 0x0F {
0x0A => self.ram_rtc_enabled = true, 0x0A => self.ram_rtc_enabled = true,
0x00 => self.ram_rtc_enabled = false, 0x00 => self.ram_rtc_enabled = false,
_ => { _ => {

2
src/timer.rs
View File

@ -17,7 +17,7 @@ pub struct Timer {
// [2] = 4 = 65536 Hz // [2] = 4 = 65536 Hz
// [3] = 16 = 16384 Hz // [3] = 16 = 16384 Hz
const TIMER_SPEED: [u16; 4] = [64, 1, 4, 16]; const TIMER_SPEED: [u16; 4] = [64, 1, 4, 16];
const TIMER_ENABLE: u8 = (1 << 2); const TIMER_ENABLE: u8 = 1 << 2;
impl Timer { impl Timer {
pub fn new() -> Timer { pub fn new() -> Timer {